Verilog and VHDL support for Code Block Macro


We have a requirement to add Verilog and VHDL support for code block macro. Could you please let us know if it's possible?

I have tried to add the support using the information provided in the following URL.

However it's not working. It's throwing an error "Can't find brush for: Verilog".

Please let us know details regarding this.


1 answer

0 votes

Hi Ajith

I tested this just now on my Confluence 6.5.0 instance, and it does appear to be working. Can you let me know what version of Confluence you're running?

It appears to have been a bug in the past, but was fixed after 5.9.14 and 5.10.3:

Kind regards,




We are using the version 5.9.11. 

You tested using this ==> ? 

Or any other methods? please let me know. 




Hi Ajith,

Since this was the known bug, I recommend upgrading to 5.10.3 or higher and it will resolve your issue.

Let us know if you have any trouble.

Kind regards,

Suggest an answer

Log in or Sign up to answer
Community showcase
Posted Oct 24, 2018 in Confluence

Atlassian Research opportunity with Confluence templates

Do you use templates with Confluence? Take part in a remote 1-hr workshop. You'll receive USD $100 for your time!   We're looking for people to participate in a   remote 1-hr workshop...

989 views 14 12
Join discussion

Atlassian User Groups

Connect with like-minded Atlassian users at free events near you!

Find a group

Connect with like-minded Atlassian users at free events near you!

Find my local user group

Unfortunately there are no AUG chapters near you at the moment.

Start an AUG

You're one step closer to meeting fellow Atlassian users at your local meet up. Learn more about AUGs

Groups near you