Verilog and VHDL support for Code Block Macro

Question

Hello,

We have a requirement to add Verilog and VHDL support for code block macro. Could you please let us know if it's possible?

I have tried to add the support using the information provided in the following URL.

https://community.atlassian.com/t5/Confluence-questions/How-to-add-a-custom-code-block-macro/qaq-p/614719

However it's not working. It's throwing an error "Can't find brush for: Verilog".

Please let us know details regarding this.

Regards,
Ajith

Shannon S · Answer

Hi Ajith,

Since this was the known bug, I recommend upgrading to 5.10.3 or higher and it will resolve your issue.

Let us know if you have any trouble.

Kind regards,
Shannon

AJITH PG · Answer

Hello,

We are using the version 5.9.11.

You tested using this ==> https://community.atlassian.com/t5/Confluence-questions/How-to-add-a-custom-code-block-macro/qaq-p/614719 ?

Or any other methods? please let me know.

Thanks,

Ajith

Shannon S · Answer

Hi Ajith

I tested this just now on my Confluence 6.5.0 instance, and it does appear to be working. Can you let me know what version of Confluence you're running?

It appears to have been a bug in the past, but was fixed after 5.9.14 and 5.10.3:

* CONFSERVER-40325

Kind regards,

Shannon